Moore's Law Moves Along

EE Times reports the first public announcement of a 65nm tapeout by Silicon and Software Systems (S3). It's a 500-MHz chip intended for consumer devices and is expected to ship in very high volumes, hence the desire to use 65nm design rules to minimize the silicon real estate. The chip was designed with Cadence tools.